

## Appendix D

This Appendix describes a Macro Library for a board according to the present invention. The library contains functions for

- 5           1) Memory arbitration
- 2) Flash bus arbitration
- 3) Read and Write to Flash RAM
- 4) FPCOM settings
- 5) Control of the LEDs

10

```
////////////////////////////////////
```

```
//
```

```
// Interfaces
```

```
//
```

15    // Shared RAM arbitration

```
//       -----
```

```
//       KRequestMemoryBank(bankMask)
```

```
//       KReleaseMemoryBank(bankMask)
```

```
//
```

20    //       Flash RAM Macros

```
//       -----
```

```
//       KEnableFlash()
```

```
//       KDisableFlash()
```

```
//       KSetFlashAddress(address)
```

25    //       KWriteFlashData(address, data)

```
//       KReadFlashData(address, data)
```

```
//       KReadFlashID(flash_component_ID, manufacturer_ID)
```

```
//
```

```
//
```

TO6210"4ES2460

```

//      Flash bus arbitration
//      -----
//      KSetFPGAFBM()
//      KReleaseFPGAFBM()
5 //
//      Others
//      -----
//      KSetLEDs(maskByte)
// KSetFPCOM(fpcom)

10

// -----

15 #ifndef _KOMPRESSOR_LIBRARY
#define _KOMPRESSOR_LIBRARY

// Include header file
// #include "KompressorMaster.h"

20

// -----

////////////////////////////////////
// Request access to a memory bank

25 //
// The procedureS will block until access to all the requested banks have been
// granted.
//

```

```
unsigned 1 shared_bank0_request = 1 with { warn = 0} ;  
unsigned 1 shared_bank1_request = 1 with { warn = 0} ;
```

```
interface bus_out() shbk0req(shared_bank0_request) with  
5 sram_shared_bank0_request_pin;  
interface bus_out() shbk1req(shared_bank1_request) with  
sram_shared_bank1_request_pin;  
interface bus_clock_in(unsigned 1) shbk0grant() with sram_shared_bank0_grant_pin;  
interface bus_clock_in(unsigned 1) shbk1grant() with sram_shared_bank1_grant_pin;
```

10

```
macro proc KRequestMemoryBank0()  
{  
15     shared_bank0_request = 0;  
     while(shbk0grant.in) delay;  
}
```

20

```
macro proc KRequestMemoryBank1()  
{  
     shared_bank1_request = 0;  
     while(shbk1grant.in) delay;  
25 }
```

0577254-01901  
T062T0-1E52760

////////////////////////////////////

// Release a memory bank

//

5

macro proc KReleaseMemoryBank0()

{

shared\_bank0\_request = 1;

}

10

macro proc KReleaseMemoryBank1()

{

shared\_bank1\_request = 1;

15

}

20

////////////////////////////////////

//

25 // Functions for dealing with FP commands

#define FP\_SET\_IDLE (unsigned 3) 7

#define FP\_READ\_STATUS (unsigned 3) 5

#define FP\_CCLK\_LOW (unsigned 3) 3

09772534-012901  
F062T0-4E52Z60

```
#define FP_CCLK_HIGH    (unsigned 3)  7
#define FP_WRITE_CONTROL (unsigned 3)  0
```

```
5  unsigned 3 fpcom = FP_SET_IDLE with { warn = 0}; // default
    interface bus_out() fpcom_bus(fpcom) with FPcom_pins;
```

```
macro proc KSetFPCOM(command)
```

```
{
```

```
10      fpcom = command;
        delay;
        delay;
```

```
}
```

```
15
```

```
macro proc KReadCPLDStatus(status)
```

```
{
```

```
    par
```

```
    {
```

```
20      KDisableFlash();
        flash_write = 0;
    }
```

```
KSetFPCOM(FP_READ_STATUS);
```

```
25
```

```
    delay;
    delay;
    delay;
    delay;
```

FO62F0-4ES2460

status = flash\_data\_bus.in;

par

{

5

KSetFPCOM(FP\_SET\_IDLE);

KEnableFlash();

}

}

10

macro proc KWriteCPLDControl(control)

{

KDisableFlash();

par

15

{

flash\_data = (unsigned 8) (0 @ control);

flash\_write = 1;

}

20

KSetFPCOM(FP\_WRITE\_CONTROL);

delay;

delay;

delay;

25

par

{

KSetFPCOM(FP\_SET\_IDLE);

flash\_write = 0;

KEnableFlash();

106210-152260

```
    }  
}
```

```
5  ///////////////////////////////////////////////////  
   //  
   //    Flash RAM stuff  
   //  
   //  
10 // Parameters;  
   //  
   //    Read/write cycle          120ns  
   //    Address to output         120ns  
   //    CE to ouput               120ns  
15 //  
   //    CE low to WE low          0  
   //    write pulse width low 70ns  
   //    data setup to we high 50ns  
   //    address setup to we hi 55ns  
20 //    address/data hold          0ns  
   //    write pulse width high30ns
```

```
25 unsigned 24 flash_address with { warn = 0};  
   unsigned 8 flash_data with { warn = 0};  
   unsigned 1 flash_cs = 1, flash_we = 1, flash_oe = 1 with { warn = 0}; // initialise to  
   high
```

```
unsigned 1 flash_write = 0 with { warn = 0}; // controls direction of the data pins
unsigned 1 flash_on = 0 with { warn = 0}; // controls the other tristate buses
```

```
interface bus_ts_clock_in(unsigned 24) flash_address_bus(flash_address, flash_on)
```

```
5 with {data = FA_pins};
```

```
interface bus_ts_clock_in(unsigned 1) flash_chipselect(flash_cs, flash_on) with
flash_cs_pin;
```

```
interface bus_ts_clock_in(unsigned 1) flash_writenable(flash_we, flash_on) with
flash_we_pin;
```

```
10 interface bus_ts_clock_in(unsigned 1) flash_outputenable(flash_oe, flash_on) with
flash_oe_pin;
```

```
interface bus_ts_clock_in(unsigned 8) flash_data_bus(flash_data, flash_write) with
{data = FD_pins};
```

```
15 macro proc KEnableFlash()
{
```

```
    par
```

```
    {
```

```
20    flash_on = 1;
```

```
    flash_cs = 0;
```

```
    }
```

```
}
```

```
25 macro proc KDisableFlash()
{
```

```
    par{
```

```
    flash_on = 0;
```

09772534-012901



```
    flash_cs = 1;
  }
}
```

5

```
// Sets up the address on the
macro proc KSetFlashAddress(address)
{
10    flash_address = address;
}
```

```
macro proc KWriteFlashData(address, data)
15 {
```

```
    par // set up address and data and drive onto pins
    {
        flash_oe = 1; // disable output
20    flash_address = address;
        flash_data = data;
        flash_write = 1;
        flash_we = 0; // send write pulse
    }
}
```

25

```
// running at 50/2 MHz - 40 ns cycles - 2 delays should be
// sufficient to meet timing constraint
```

```
delay;
```

09772534-012901

delay;

par

{

5           flash\_we = 1;  
            flash\_write = 1;  
          }

}

10

macro proc KReadFlashData(address, data)

{

par

{

15           flash\_write = 0;  
            flash\_oe = 0; // enable output  
            flash\_address = address;  
          }

20           // running at 50/2 MHz - 40 ns cycles - 2 delays should be  
            // sufficient to meet timing constraint  
            delay;

delay;

            data = flash\_data\_bus.in;

25

}

macro proc KReadFlashID(flashid, manid)

09772534-012901

```
{  
  
    par  
    {  
5        KEnableFlash();  
        KSetFPGAFBM();  
    }  
  
    KWriteFlashData(0, 0x90);  
10    KReadFlashData(0, manid);  
    KReadFlashData(2, flashid);
```

```
    par  
    {  
15    KReleaseFPGAFBM();  
    KDisableFlash();  
    }  
}
```

```
macro proc KReadFlashStatus(status)
```

```
{  
  
    par  
25    {  
        KEnableFlash();  
        KSetFPGAFBM();  
    }  
}
```

```
KWriteFlashData(0, 0x70);
```

```
KReadFlashData(0, status);
```

```
par
```

5

```
{
```

```
KDisableFlash();
```

```
KReleaseFPGAFBM();
```

```
}
```

10 }

```
////////////////////////////////////
```

```
// Flash bus arbitration pins
```

15

```
//
```

```
unsigned 1 fbus_master = 1 with {warn = 0}; // initialise to not master
```

```
interface bus_out() bus_master_line(fbus_master) with BUSMaster_pin;
```

```
macro proc KSetFPGAFBM()
```

20

```
{
```

```
fbus_master = 0;
```

```
}
```

25 macro proc KReleaseFPGAFBM()

```
{
```

```
fbus_master = 1;
```

```
}
```

106270"HE52260

////////////////////////////////////

// LED control macros

5

unsigned 8 LED = 0 with {warn = 0}; // by default

unsigned 1 LED\_en = 0 with {warn = 0};

interface bus\_ts(unsigned 8) LEDpins(LED, LED\_en) with LED\_pins;

10 macro proc KSetLEDs(maskByte)

{

par

{

LED = maskByte;

15 LED\_en = 1;

}

}

20

////////////////////////////////////

//

// FPcom ==7 CCLK = High

//

25 // From the FPGA BUSMaster pin should be brought low and the FLASH may be

// accessed as any normal device RAM device.

//

#endif \_KOMPRESSOR\_LIBRARY

09772534-012901  
F062F0"4E52Z60